GATE Electrical Engineering (EE) 2015 Shift 2 Solved Paper

© examsiri.com
Question : 49 of 65
 
Marks: +1, -0
The saturation voltage of the ideal op-amp shown below is ±10V. The output voltage V0 of the following circuit in the steady-state is

Go to Question: