SSC JE Electrical Engineering 2017 Set 3 Paper

Forbidden energy gap between valance band and conduction band is least in impure silicon or extrinsic semiconductor because when impurity is added to semiconductor material then the width of the forbidden energy level reduce.