GATE Electronics and Communications (EC) 2021 Solved Paper

Question : 22 of 65

Marks: +1, -0

Addressing of a 32K × 16 memory is realized using a single decoder. The minimum number of AND gates required for the decoder is