GATE Electronics and Communications (EC) 2017 Shift 2 Solved Paper

© examsiri.com
Question : 25 of 65
 
Marks: +1, -0
For the circuit shown in the figure, P and Q are the inputs and Y is the output.

The logic implemented by the circuit is
Go to Question: