GATE Electronics and Communications (EC) 2014 Shift 2 Solved Paper

© examsiri.com

Question : 20 of 65

Marks: +1, -0

In C-MOS technology, shallow P-well or N-well regions can be formed using

low-pressure chemical vapor deposition
low energy spattering
low-temperature dry oxidation
low energy ion implantation

Go to Question:

Prev Question

Next Question