GATE Electrical Engineering (EE) 2023 Solved Paper

Question : 56 of 65

Marks: +1, -0

Neglecting the delays due to the logic gates in the circuit shown in figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change with clock, is ____________.