GATE Electrical Engineering (EE) 2022 Solved Paper

© examsiri.com

Question : 64 of 65

Marks: +1, -0

The steady state output (V_out), of the circuit shown below, will

saturate to +V_DD
saturate to -V_EE
become equal to 0.1 V
become equal to –0.1 V

Go to Question:

Prev Question

Next Question