GATE Electrical Engineering (EE) 2022 Solved Paper

Question : 27 of 65

Marks: +1, -0

The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is ___________. (round off to one decimal place)