GATE Electrical Engineering (EE) 2017 Shift 2 Solved Paper

© examsiri.com
Question : 59 of 65
 
Marks: +1, -0
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC=QA′QB′QC′=100.

The minimum number of clock cycles after which the output Z would again become zero is _______.
  • Your Answer:
Go to Question: