GATE Computer Science (CS) 2017 Shift 1 Solved Paper
© examsiri.com
Question : 43 of 65
Marks:
+1,
-0
Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop.
Initially, both Q0 and Q1 are set to 1 (before the 1st clock cycle). The outputs
Initially, both Q0 and Q1 are set to 1 (before the 1st clock cycle). The outputs
Go to Question: